Please use this identifier to cite or link to this item:
Title: A Dead-Zone-Free Zero Blind-Zone High-Speed Phase Frequency Detector for Charge-Pump PLL
Authors: Lad, Kirankumar, H.
Rekha, S.
Laxminidhi, T.
Issue Date: 2020
Citation: Circuits, Systems, and Signal Processing, 2020, Vol.39,8 , pp.3819–3832
Abstract: This paper presents a novel architecture for phase frequency detector (PFD) which eliminates the blind zone effect as well as the dead zone for a charge-pump phase-locked loop (CP-PLL). This PFD is designed in 65 nm CMOS technology, and its functionality is verified across process, voltage and temperature variations. Achieved maximum frequency of operation (Fmax) is 3.44 GHz which is suitable for high reference clocked fast settling PLLs. Proposed PFD consumes 324 ? W power from 1.2 V supply at maximum operating frequency. The area occupied by proposed circuit layout is 322.612 ? m 2. 2020, Springer Science+Business Media, LLC, part of Springer Nature.
URI: 10.1007/s00034-020-01366-1
Appears in Collections:1. Journal Articles

Files in This Item:
File Description SizeFormat 
7.A Dead-Zone.pdf1.63 MBAdobe PDFThumbnail

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.