Please use this identifier to cite or link to this item:
Title: High Level Optimization Methodology for High Performance DSP Systems using Retiming Techniques
Authors: Mehra, H.
Bhat, M.S.
Issue Date: 2019
Citation: 2018 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics, DISCOVER 2018 - Proceedings, 2019, Vol., , pp.163-168
Abstract: Due to increasing complexity of VLSI systems, design optimization at higher levels of abstraction is all the more important to derive maximum performance mileage. Retiming is a powerful sequential optimization technique used to move registers across the combinational logic or to optimize the number of registers to improve performance via power-delay trade-off, without changing the input-output behavior of the circuit. This paper presents a high-level technique to retime a given sequential circuit to achieve lower clock period and a lower register count and their trade-off. The techniques used in this paper include cutset retiming, retiming for clock period minimization and retiming for register minimization. An environment is created using MATLAB, which takes a non-retimed circuit in the form of a netlist and a retimed netlist is generated with reduced critical path and/or with reduced number of flip-flops, thereby improving the overall performance. � 2018 IEEE.
Appears in Collections:2. Conference Papers

Files in This Item:
There are no files associated with this item.

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.