Please use this identifier to cite or link to this item:
Title: Design and FPGA Implementation of Dual Self-Tuning Filter based Controller for Single Phase Shunt Active Filter
Authors: Bhat, P.G.
Shetty, D.R.
Jayasankar, N.
Vinatha, U.
Issue Date: 2019
Citation: 2019 Innovations in Power and Advanced Computing Technologies, i-PACT 2019, 2019, Vol., , pp.-
Abstract: The use of power electronic devices injects harmonics into the grid causing serious power quality problems. To limit the current harmonics in accordance with IEEE Std 519, Shunt Active Power Filter (SAPF) may be used. Instantaneous power theory (pq theory) is widely used for current harmonic mitigation in SAPF. The Low Pass Filter (LPF) is used in pq theory based controllers for fundamental component extraction. The drawbacks of LPF are additional phase delay at the fundamental frequency and presence of lower frequency oscillations. A dual Self-Tuning Filter based controller is proposed to overcome these limitations. The simulation studies under different system conditions are carried out using MATLAB/SIMULINK to verify the effectiveness of the proposed method. The hardware cosimulation using ZedBoard Zynq-7000 Development Board is carried out to validate the simulation results. � 2019 IEEE.
Appears in Collections:2. Conference Papers

Files in This Item:
File Description SizeFormat 
9 Design and FPGA Implementation.pdf2.95 MBAdobe PDFThumbnail

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.