Conference Papers
Permanent URI for this collectionhttps://idr.nitk.ac.in/handle/123456789/28506
Browse
3 results
Search Results
Item FPGA based control model with derivative filter for converter(2010) Veeranna, S.B.; Yaragatti, U.R.; Beig, A.R.In this paper, the control model for a digitally controlled DC-DC converter is presented along with derivative filter. The digital implementation of this model gives the detailed description about the gain and phase responses of each block in the digital controller loop. Key problems such as quantization resolution of digital pulse width modulator (DPWM), steady state limit cycle oscillations and loop delay of the controller are discussed and solutions are presented. The controller is implemented in an altera Quartus II 9.0 tool and simulated with an inbuilt simulator. It is observed that the controller utilizes less resource and consumes less power, means that the controller cost can be reduced. ©2010 IEEE.Item Synchronized SVPWM algorithm for overmodulation region for three-level VSI(2010) Veeranna, S.B.; Yaragatti, U.R.; Beig, A.R.Synchronization is essential for the satisfactory operation of VSI in high power applications. With proper selection of switching states it is possible to obtain synchronization and symmetry in space vector pulse width modulation (SVPWM) algorithm. A novel SVPWM based switching algorithm, which results in improved THD and increased fundamental voltage in overmodulation region by maintaining synchronization and symmetry is presented in this paper. A simple method to determine the switching sequence to achieve synchronization, quarter wave symmetry, half wave symmetry and three phase symmetry in overmodulation region is presented. The proposed algorithm is simulated and its performance in terms of the THD and magnitude of fundamental voltage of output is studied in the overmodulation region. The results show the improved performance of the proposed algorithm compared to the existing algorithms. The proposed algorithm is verified experimentally on a constant v/f three level VSI fed induction motor drive. © 2010 IEEE.Item Performance analysis of PWM strategies for cascaded H-bridge three-level inverter(2011) Veeranna, S.B.; Beig, A.R.; Yaragatti, U.R.Multilevel inverters with various pulse width modulation strategies have established their importance in high power high performance industrial applications, as they can synthesize output waveform with improved harmonic spectrum. This paper presents the performance analysis and comparison of different PWM strategies for cascaded H-bridge three-level inverter in terms of line voltage and motor current THD with their fundamental components. It is shown that harmonic loss minimized optimal-SHEPWM strategy gives better results in terms of voltage THD compared to SPWM, SVPWM and SHEPWM strategies. © 2011 IEEE.