Conference Papers
Permanent URI for this collectionhttps://idr.nitk.ac.in/handle/123456789/28506
Browse
1 results
Search Results
Item Design of high performance dual-gate nano-scale In0.55Ga0.45 as transistor with modified substrate geometry(Institute of Electrical and Electronics Engineers Inc., 2017) Sharma, B.S.; Bhat, M.S.Structures based on Indium Gallium Arsenide (InGaAs) have attracted a lot of attention in Metal Oxide Semiconductor Field Effect Transistor (MOSFET) technology, recently. In this paper, we investigate the performance of a nano scale dual-gate MOSFET using InGaAs, and propose the design of a high performance In0.55Ga0.45As transistor with modified substrate geometry. Impact of changing the mole-fraction 'x' in In1-xGaxAs on the device performance is observed. To achieve best performance, the device geometry, relative mole fraction of In & Ga, the doping concentration of source/drain region and channel stop implant are varied. Simulations are performed to obtain output and transfer characteristics considering a N+ poly gate as well as a metallic (Al) gate for the proposed device. Simulations show excellent subthreshold slope (~ 62mV/dec), DIBL (~ 30 m V/V) and ION/IOFF = 2.23 × 106 values. As an application, an inverter is designed using this device and its DC and Transient responses for resistive and saturated enhancement NMOS load are plotted. © 2017 IEEE.