Conference Papers
Permanent URI for this collectionhttps://idr.nitk.ac.in/handle/123456789/28506
Browse
4 results
Search Results
Item On the improved performance of luby transform codes over selective repeat ARQ in turbulent free space optical links(2013) Prakash, G.; Nayak, A.; Kulkarni, M.; Acharya, S.Free Space Optical (FSO) links are capable of offering high data transfer rates, secure and low interference links for connectivity as a last mile solution. However, atmospheric turbulence can degrade the performance for distances over 1 km. This degradation is in the form of packet loss and hence drop in the error performance. Error Control Coding (ECC) can be used to mitigate the effects of the atmospheric turbulence. In this paper we prove analytically and verify through simulations that Luby Transform(LT) Codes show an improved performance over Automatic Repeat Request(ARQ) schemes for FSO transmission. FSO systems are limited by the safety limits of the input power to the laser transmitter. A notable contribution in this paper is that we prove that this improvement with LT codes is within Maximum Permissible Exposure (MPE) limit for an FSO link for a BER performance of 10-5. © 2013 IEEE.Item Stabilizing switching signals for discrete-time switched linear systems: A unifying framework(Institute of Electrical and Electronics Engineers Inc., 2019) Nayak, A.; Kundu, A.This paper deals with global asymptotic stability of discrete-time switched linear systems. We present a class of stabilizing switching signals that unifies prior results based on both point-wise and asymptotic characterizations under an umbrella framework. © 2019 IEEE.Item Design of High Gain Operational Transconductance Amplifiers in 180 nm CMOS technology(Institute of Electrical and Electronics Engineers Inc., 2019) Nayak, A.; Bonthala, S.; Uppoor, Y.; Bhat, M.S.This paper presents two architectures of two-stage Operational Transconductance Amplifiers (OTAs). To achieve high gain, folded cascode topology is used. The first architecture uses an external bias which can be controlled independent of the OTA gain and bandwidth, while the second architecture uses a self-bias which reduces the power dissipation at the expense of restricted control over gain and bandwidth tuning. The two topologies are implemented using UMC 180 nm CMOS 1P9M technology. Both the architectures provide higher gain and consume less power in comparison to the previously published results. © 2019 IEEE.Item Design of High Resolution Delta Sigma Modulator in 180 nm CMOS technology(Institute of Electrical and Electronics Engineers Inc., 2019) Bonthala, S.; Uppoor, Y.; Nayak, A.; Polineni, S.; Bhat, M.S.This paper presents the design and simulation of a Delta Sigma Modulator (DSM) to be employed in a Delta Sigma Analog to Digital Converter. The designed modulator block comprises of a high gain Operational Transconductance Amplifier (OTA) of the folded cascode type providing a DC gain of 91dB and phase margin of 60° which is better than previously published results [3], [8], [5] in the similar domain. Signal to Quantization Noise ratio of 79.96 dB is obtained corresponding to an effective number of bits of 13 for a signal bandwidth of 2kHz and an oversampling ratio (OSR) of 1000, which is suitable for low frequency applications. All the necessary blocks are designed using UMC 180nm CMOS 1P9M technology with supply voltage of 1.8 V. © 2019 IEEE.
