Conference Papers

Permanent URI for this collectionhttps://idr.nitk.ac.in/handle/123456789/28506

Browse

Search Results

Now showing 1 - 4 of 4
  • Item
    Moment based delay modelling for on-chip RC global VLSI interconnect for unit ramp input
    (2012) Halder, A.; Maheshwari, V.; Goyal, A.; Kar, R.; Mandal, D.; Bhattacharjee, A.K.
    The Elmore delay has been the metric of choice for the performance driven design applications. But the accuracy of the Elmore delay is insufficient. This paper presents an accurate and efficient model to compute the delay metric of on-chip high speed VLSI interconnects for ramp inputs. The proposed delay metric is based on the distributed RC interconnect model. For optimization like physical synthesis and static timing analysis, efficient interconnect delay computation is critical. In this paper, a delay metric using RC-out has been formulated which computes the delay at the output node. The proposed model is based on the first three moments of the impulse response. Two pole RC model is developed based on the first, second and third moments' effect onto the delay calculation for interconnect lines. This two pole approach permits the pre-characterization of the interconnect delay. The empirical D3M metric is shown to be a typical case. The proposed metric also provides an expression for impulse response. The SPICE simulation results justify the accuracy and efficacy of the proposed model. © 2012 IEEE.
  • Item
    Comparative evaluation of algorithms for effective data leakage detection
    (2013) Kumar, A.; Goyal, A.; Kumar, A.; Chaudhary, N.K.; Kamath S․, S.S.
    Researchers have proposed several mechanisms to secure data from unauthorized use but there is very less work in the field of detecting and managing an authorized or trustworthy agent that has caused a data leak to some third party advertently or unknowingly. In this paper, we implement methods aimed at improving the odds of detecting such leakages when a distributer's sensitive data has been leaked by trustworthy agents and also to possibly identify the agent(s) that leaked the data. We also implement some data allocation strategies that can improve the probability of identifying leakages and can also be used to assess the likelihood of a leak at a particular agent assuming the fact that the data was not simply guessed by the third party where the leaked data set has been found. We also propose new allocation strategies that work on the basis of No-Wait model, i.e. agent does not need to wait for other agents' allocation and it is different from already proposed model that makes an agent wait for others. These methods do not rely on the alterations of the distributed data, but rather focus on minimizing the overlapping of the allocated data items to various agents, thus facilitating an exact determination of the guilty agent in a particular data leakage scenario. © 2013 IEEE.
  • Item
    Temperature-Resilient Ring Oscillator Design: Achieving Frequency Stability Across Voltage Domains
    (Institute of Electrical and Electronics Engineers Inc., 2024) Goyal, A.; Dominic, D.; Grover, A.
    Temperature presents significant challenges in the design of VLSI circuits, particularly at lower technology nodes, as it induces variations in circuit element delays that can compromise reliability and performance. This study introduces an innovative design aimed at mitigating the impacts of temperature variations across various Process, Voltage, and Temperature (PVT) corners. A benchmarking analysis is conducted against several existing designs to assess their efficacy in addressing these thermal challenges. The results demonstrate that the proposed design, fabricated using 65nm CMOS technology, successfully maintains frequency instabilities below 3% in the worst-case scenario, representing a substantial improvement over current solutions. Notably, the design is also tailored for low-voltage applications, making it the first to effectively tackle the issue of temperature inversion in ring oscillator operation. © 2024 IEEE.
  • Item
    Enhanced Quantum Permutation Pad for Quantum Based Text Encryption
    (Institute of Electrical and Electronics Engineers Inc., 2025) Goyal, A.; Janani, T.
    This paper proposes an advanced quantum text encryption scheme based on an Enhanced Quantum Permutation Pad (QPP). The method begins by generating 6 × 6 padded matrices derived from all possible permutations of four basis vectors in R4. These matrices are converted into binary strings and encrypted using two-qubit quantum circuits, where X and CNOT gates enable quantum entanglement and conditional operations. A binary key is applied to influence the behavior of the quantum circuits during both encryption and decryption. The encryption logic is simulated using Qiskit's AerSimulator, and the resulting binary data is reconstructed into its original structure through matrix extraction. Experimental evaluation using the ENT test demonstrates a high entropy value of 7.66, indicating strong randomness and robustness of the encryption. This methodology presents a secure and structured approach to quantum encryption, combining permutation logic with quantum operations to ensure confidentiality and resistance to classical attacks. © 2025 IEEE.