Conference Papers

Permanent URI for this collectionhttps://idr.nitk.ac.in/handle/123456789/28506

Browse

Filters

20211

Settings

Author: search.filters.author.Girija Sravani, K.Subject: search.filters.subject.Asynchronous circuits

Search Results

Now showing 1 - 1 of 1
  • No Thumbnail Available
    Item
    DDCVS Logic for Asynchronous Gate-Level Pipelined Circuits
    (Springer Science and Business Media Deutschland GmbH, 2021) Girija Sravani, K.; Rao, R.
    This paper proposes a new way of realizing the data paths for asynchronous domino logic gate-level pipeline styles. This novel approach improves the speed of the pipelines by preserving the latch-less feature of domino pipelines. In this work, the data paths of three asynchronous 16-bit adders based on APCDP, LP2/2, and HC-Hybrid pipelines are constructed using dual-rail domino cascode voltage switch (DDCVS) logic and simulated using cadence toolset in 90 nm technology. The adders based on DDCVS logic have exhibited higher performance and lower energy-delay square product compared to the adders based on domino logic. © 2021, Springer Nature Singapore Pte Ltd.