Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorBhat, K.G.-
dc.contributor.authorLaxminidhi, T.-
dc.contributor.authorBhat, M.S.-
dc.identifier.citationSadhana - Academy Proceedings in Engineering Sciences, 2019, Vol.44, 6, pp.-en_US
dc.description.abstractA compact programmable-resolution successive approximation register (SAR) analog to digital converter (ADC) for biosignal acquisition system is presented. The ADC features a programmable 4-to-8-bit DAC that makes the ADC programmable with 2 bits evaluated in each clock cycle. At low resolution with relaxed noise and linearity requirements, use of an increased clock speed improves energy efficiency. A single DAC architecture is used to generate references for 2 bits per cycle evaluation for all resolutions. Nonbinary switched capacitor circuits, least sensitive to parasitics, are proposed for the use in DAC for reference generation. The choice of architecture and circuit design are presented with mathematical analysis. The post-layout simulation of designed ADC in 90 nm CMOS process has 1.2 MS/s sampling rate at 8-bit mode with a power consumption of 185 ?W achieving an ENOB of 7.6. The active area of designed ADC is 0.06 mm2. The DAC resolution scaling and the use of variable sampling rate maximize efficiency at lower resolutions. Therefore, figure of merit (FOM) is degraded only by a factor of 4.7 for resolution scaling from 8 to 4 bits. This is a significant improvement over 16 degradation expected from 8-bit to 4-bit resolution scaling by truncating the bits. 2019, Indian Academy of Sciences.en_US
dc.titleA compact 4-to-8-bit nonbinary SAR ADC based on 2 bits per cycle DAC architectureen_US
Appears in Collections:1. Journal Articles

Files in This Item:
File Description SizeFormat 
6.A compact 4-to-8-bit.pdf183.48 kBAdobe PDFThumbnail

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.