Please use this identifier to cite or link to this item:
https://idr.nitk.ac.in/jspui/handle/123456789/8548Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Prasad, G.R. | - |
| dc.contributor.author | Shet, K., C. | - |
| dc.contributor.author | Bhat, Narasimha, B. | - |
| dc.date.accessioned | 2020-03-30T10:22:25Z | - |
| dc.date.available | 2020-03-30T10:22:25Z | - |
| dc.date.issued | 2008 | - |
| dc.identifier.citation | Innovations and Advanced Techniques in Systems, Computing Sciences and Software Engineering, 2008, Vol., , pp.399-405 | en_US |
| dc.identifier.uri | http://idr.nitk.ac.in/jspui/handle/123456789/8548 | - |
| dc.description.abstract | This paper presents NATR ("New Algorithm for Tracing Routes"), a new shortest path algorithm using reconfigurable logic and has time complexity O(L), where L is shortest path length. It uses ball and string model and is highly parallel and scalable. Unlike most other shortest path algorithms, NATR does not need to find the minimum of nodes/adjacent nodes. Hence its FPGA implementation is faster compared to other FPGA implementations. Preliminary experimental results show that a 17-node NATR runs about 6.3 times faster compared to parallel Bellman-Ford algorithm on Xilinx Virtex II. � Springer Science+Business Media B.V. 2008. | en_US |
| dc.title | NATR: A new algorithm for tracing routes | en_US |
| dc.type | Book chapter | en_US |
| Appears in Collections: | 2. Conference Papers | |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.