Please use this identifier to cite or link to this item: https://idr.nitk.ac.in/jspui/handle/123456789/8465
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSoorya, Krishna, K.-
dc.contributor.authorPramod, M.-
dc.contributor.authorBhat, M.S.-
dc.date.accessioned2020-03-30T10:18:46Z-
dc.date.available2020-03-30T10:18:46Z-
dc.date.issued2010-
dc.identifier.citation2010 5th International Conference on Industrial and Information Systems, ICIIS 2010, 2010, Vol., , pp.255-260en_US
dc.identifier.urihttp://idr.nitk.ac.in/jspui/handle/123456789/8465-
dc.description.abstractIn this paper, we propose models for single and coupled on-chip global interconnect lines by distributed RLGC parameters using state space approach. Models for single and coupled lines are validated by comparing with SPICE simulations. Interconnect performance metrics are obtained from the proposed models for 65 nm, 90 nm, 130 nm and 180 nm technology nodes based on PTM values. In case of coupled interconnect lines, the effect of mutual inductance and coupling capacitance is considered in addition to the distributed RLGC parameters. The proposed models are generic in nature and illustrated by applying our modeling approach to four coupled interconnect lines. �2010 IEEE.en_US
dc.titleEstimation of interconnect metrics using state space approachen_US
dc.typeBook chapteren_US
Appears in Collections:2. Conference Papers

Files in This Item:
File Description SizeFormat 
8465.pdf1.62 MBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.