Please use this identifier to cite or link to this item: https://idr.nitk.ac.in/jspui/handle/123456789/7664
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKonidala, N.
dc.contributor.authorBhat, M.S.
dc.date.accessioned2020-03-30T10:02:37Z-
dc.date.available2020-03-30T10:02:37Z-
dc.date.issued2008
dc.identifier.citation2008 International Conference on Electronic Design, ICED 2008, 2008, Vol., , pp.-en_US
dc.identifier.urihttp://idr.nitk.ac.in/jspui/handle/123456789/7664-
dc.description.abstractThis paper presents the design of a fully integrated receiver front-end for a 2.4GHz RF transceiver. The proposed receiver front end (Low-Noise Amplifier and Mixer) is based on a direct conversion architecture designed in 0.18?m CMOS technology. The chip provides a down conversion gain to the 50 MHz IF of 13.2 dB, SSB Noise Figure (NF) of 7.65 dB and a 3rd-order input intercept point (IIP3) of -14.6dBm consuming 50.6mW at1.8 V. �2008 IEEE.en_US
dc.titleDesign of CMOS RF receiver front-end for IEEE 802.11ben_US
dc.typeBook chapteren_US
Appears in Collections:2. Conference Papers

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.