Please use this identifier to cite or link to this item:
https://idr.nitk.ac.in/jspui/handle/123456789/7659
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Parane, K. | |
dc.contributor.author | Prabhu, Prasad, B.M. | |
dc.contributor.author | Talawar, B. | |
dc.date.accessioned | 2020-03-30T10:02:36Z | - |
dc.date.available | 2020-03-30T10:02:36Z | - |
dc.date.issued | 2019 | |
dc.identifier.citation | 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019, 2019, Vol., , pp.- | en_US |
dc.identifier.uri | http://idr.nitk.ac.in/jspui/handle/123456789/7659 | - |
dc.description.abstract | We propose an adaptive, low cost, reliable and high performance router implemented based on a conventional two stage pipeline. The proposed Adaptive routing operates in adaptive mode as soon as the congestion is detected in network. We employ fault tolerant strategies for different components of routers such as input buffer, route compute unit, virtual channel allocation, switch allocation, and crossbar unit. The proposed router architecture differs from existing reliable routers, our implementation maintains the performance of fault tolerance router under massive network workloads by influencing the features of a crossbar, routing algorithm and router pipeline optimization. Our designed router is highly reliable than current fault receptive routers such as Wang[1], Vicis[2], BulletProof[3], RoCo[4] and Poluri[5]. The average latency is reduced by 0.69% and increased by 2.0% compared to fault tolerant and conventional router. � 2019 IEEE. | en_US |
dc.title | Design of an adaptive and reliable network on chip router architecture using FPGA | en_US |
dc.type | Book chapter | en_US |
Appears in Collections: | 2. Conference Papers |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.