Please use this identifier to cite or link to this item:
Full metadata record
|dc.identifier.citation||2008 International Conference on Electronic Design, ICED 2008, 2008, Vol., , pp.-||en_US|
|dc.description.abstract||In this paper, we present the development of an open source tool, AutoLibGen, for characterising a standard cell library comprising of basic combinational circuits. The cells are initially laid out and the parasitic netlists are extracted. Unlike the traditional method of computing timing and power data using non linear delay and power models we use more accurate Composite Current Source (CCS) based characterization for very deep sub-micron technologies. We tested our tool with a library for 65nm. The library file generated by our tool was successfully compiled by Synopsys Library Compiler and is used to synthesize a Verilog code using Synopsys Design Compiler. �2008 IEEE.||en_US|
|dc.title||AutoLibGen: An open source tool for standard cell library characterization at 65nm technology||en_US|
|Appears in Collections:||2. Conference Papers|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.