Please use this identifier to cite or link to this item:
Title: Accurate Performance Analysis of 3D Mesh Network on Chip Architectures
Authors: Halavar, B.
Talawar, B.
Issue Date: 2018
Citation: 2018 IEEE International Conference on Electronics, Computing and Communication Technologies, CONECCT 2018, 2018, Vol., , pp.-
Abstract: With the increase in number and complexity of cores and components in CMPs and SoCs, a highly structured and efficient on-chip communication network is required to achieve high-performance and scalability. Network on Chips(NoC) emerged as the reliable communication framework in CMPs and SoCs. Many 2-D NoC architectures have been proposed for efficient on-chip communication. In this paper, we explore the design space of 3D NoCs using floorplan driven wire lengths and link delay estimation. We analyse the performance and cost of 2D and two 3D variants of the Mesh topology by injecting two synthetic traffic pattern for varying buffer space and floorplan based delays were considered to for the experiments. Results of our experiments show that for the injection rates from 0.02 to 0.2 the average network latency of a 4layer 3D Mesh is reduced up to 54% compared to its 2D counterpart. The on chip communication performance improved up to 2.2� and 3.1� in 4-layer 3D Mesh compare to 2D Mesh with uniform and transpose traffic patterns respectively. � 2018 IEEE.
Appears in Collections:2. Conference Papers

Files in This Item:
There are no files associated with this item.

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.