Please use this identifier to cite or link to this item:
Title: A Support Vector Regression-Based Approach to Predict the Performance of 2D 3D On-Chip Communication Architectures
Authors: Kumar, A.
Talawar, B.
Issue Date: 2019
Citation: Proceedings of the 2nd International Conference on Smart Systems and Inventive Technology, ICSSIT 2019, 2019, Vol., , pp.35-39
Abstract: Recently, Networks-on-Chips (NoCs) have evolved as a scalable solution to traditional bus and point-to-point architecture. NoC design performance evaluation is largely based on simulation, which is extremely slow as the architecture size increases, and it gives little insight on how distinct design parameters impact the actual performance of the network. Simulation for optimization purposes is therefore very difficult to use. In this paper, we propose a Support Vector Regression(SVR)-based framework, which can be used to analyze the performance of 2D and 3D NoC architectures. Experiments were conducted by varying architecture sizes with different virtual channels, injection rates. The framework proposed can be used to obtain fast and accurate NoC performance estimates with a prediction error 2% to 4% and minimum speedup of 3000 � to 3500�. � 2019 IEEE.
Appears in Collections:2. Conference Papers

Files in This Item:
There are no files associated with this item.

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.