Please use this identifier to cite or link to this item:
https://idr.nitk.ac.in/jspui/handle/123456789/6893
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Karthikeyan, A. | - |
dc.contributor.author | Abhilash, Krishna, D.G. | - |
dc.contributor.author | Nagamani, C. | - |
dc.date.accessioned | 2020-03-30T09:46:20Z | - |
dc.date.available | 2020-03-30T09:46:20Z | - |
dc.date.issued | 2018 | - |
dc.identifier.citation | Proceedings of 2018 IEEE International Conference on Power Electronics, Drives and Energy Systems, PEDES 2018, 2018, Vol., , pp.- | en_US |
dc.identifier.uri | http://idr.nitk.ac.in/jspui/handle/123456789/6893 | - |
dc.description.abstract | This paper proposes a Downstream Fault Current Limiter (DFCL) for DVR during downstream faults. It Is based on the concept of Virtual Impedance (VI) which introduces the impedance in series to the system to suppress the large fault currents in the line. In the present work no additional equipment is involved for limiting the fault current and DVR itself is controlled such that FCL operation is ensured. The proposed VI based FCL features flexible implementation and can effectively suppress the fault current during the downstream faults and thereby the DVR is protected along with restoration of PCC voltages. Simulation studies are performed for 10 kV system using PSCAD/EMTDC platform and respective results are presented which proves the feasibility and efficacy of the proposed FCL. � 2018 IEEE. | en_US |
dc.title | Virtual Impedance based DFCL for DVR during Downstream Faults | en_US |
dc.type | Book chapter | en_US |
Appears in Collections: | 2. Conference Papers |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
9 Virtual Impedance.pdf | 549.01 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.