Please use this identifier to cite or link to this item:
Full metadata record
|dc.identifier.citation||Lecture Notes in Electrical Engineering , Vol. 700 , , p. 1543 - 1548||en_US|
|dc.description.abstract||This paper proposes a new way of realizing the data paths for asynchronous domino logic gate-level pipeline styles. This novel approach improves the speed of the pipelines by preserving the latch-less feature of domino pipelines. In this work, the data paths of three asynchronous 16-bit adders based on APCDP, LP2/2, and HC-Hybrid pipelines are constructed using dual-rail domino cascode voltage switch (DDCVS) logic and simulated using cadence toolset in 90 nm technology. The adders based on DDCVS logic have exhibited higher performance and lower energy-delay square product compared to the adders based on domino logic. © 2021, Springer Nature Singapore Pte Ltd.||en_US|
|dc.title||DDCVS Logic for Asynchronous Gate-Level Pipelined Circuits||en_US|
|Appears in Collections:||2. Conference Papers|
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.