IR@NITK: Browsing DSpace

Browsing by Author Bhat, M.S.

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:

Showing results 21 to 40 of 50 < previous next >

Issue Date	Title	Author(s)	Supervisor(s)
2010	Estimation of interconnect metrics using state space approach	Soorya, Krishna, K.; Pramod, M.; Bhat, M.S.	-
2018	Fabrication and characterisation of RF MEMS capacitive switches tuned for X and Ku bands	Shajahan, E.S.; Bhat, M.S.	-
2013	A fourth-order Partial Differential Equation model for multiplicative noise removal in images	Bini, A.A.; Bhat, M.S.	-
2015	GSM and GUI Based Remote Data Logging System	Khan, S.R.; Nath, R.K.; Bhat, M.S.	-
2014	GUI based industrial monitoring and control system	Khan, S.R.; Bhat, M.S.	-
2016	Handheld electrochemical workstation for serum albumin measurement	Hebbar, S.; Kumar, V.; Bhat, M.S.; Bhat, N.	-
2018	High Isolation Single Pole Four Throw RF MEMS Switches for X band	Shajahan, E.S.; Bhat, M.S.	-
2019	High Level Optimization Methodology for High Performance DSP Systems using Retiming Techniques	Mehra, H.; Bhat, M.S.	-
2006	Impact of process variation induced transistor mismatch on sense amplifier performance	Rodrigues, S.; Bhat, M.S.	-
2010	Impedance matching for the reduction of via induced signal reflection in on-chip high speed interconnect lines	Krishna, K, S.; Bhat, M.S.	-
2018	Improved tri-gate FinFET transistor with InGaAs	Sharma, B.S.; Bhat, M.S.	-
2015	Inductive Tuned High Isolation RF MEMS Capacitive Shunt Switches	Shajahan, E.S.; Bhat, M.S.; Reddy, B.C.	-
2019	Library Characterization: Noise and Delay Modeling	Raj, R.; Bhat, M.S.; Rekha, S.	-
2015	Low Energy and Area Efficient Nonbinary Capacitor Array Based SAR ADC	Jagadish, D.N.; Bhat, M.S.	-
2015	Low energy and area efficient nonbinary capacitor array based successive approximation register analog-to-digital converter	Jagadish, D.N.; Bhat, M.S.	-
2015	A Low Voltage Inverter Based Differential Amplifier for Low Power Switched Capacitor Applications	Jagadish, D.N.; Bhat, M.S.	-
2016	A low-energy area-efficient dual channel SAR ADC using common capacitor array technique	Reddy, N.S.; Jagadish, D.N.; Bhat, M.S.	-
2012	Minimization of via-induced signal reflection in on-chip high speed interconnect lines	Krishna, K.S.; Bhat, M.S.	-
2014	A nonlinear level set model for image deblurring and denoising	Bini, A.A.; Bhat, M.S.	-
2017	A novel dual-gate nano-scale InGaAs transistor with modified substrate geometry	Sharma, B.S.; Bhat, M.S.	-

Showing results 21 to 40 of 50 < previous next >