IR@NITK: Browsing DSpace

Browsing by Author Bhat, M.S.

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:

Showing results 12 to 31 of 50 < previous next >

Issue Date	Title	Author(s)	Supervisor(s)
2019	A Compact 10-bit Nonbinary Weighted Switched Capacitor Integrator Based SAR ADC Architecture	Bhat, K.G.; Laxminidhi, T.; Bhat, M.S.	-
2019	A compact 4-to-8-bit nonbinary SAR ADC based on 2 bits per cycle DAC architecture	Bhat, K.G.; Laxminidhi, T.; Bhat, M.S.	-
2019	Compressed Sensing for Energy and Bandwidth Starved IoT Applications	Ramachandra, G.; Bhat, M.S.	-
2014	Design of a triple band-notched circular monopole antenna for UWB applications	Reddy, B.C.; Shajahan, E.S.; Bhat, M.S.	-
2008	Design of CMOS RF receiver front-end for IEEE 802.11b	Konidala, N.; Bhat, M.S.	-
2017	Design of high performance dual-gate nano-scale In0.55Ga0.45 as transistor with modified substrate geometry	Sharma, B.S.; Bhat, M.S.	-
2009	Design of resolution adaptive TIQ flash ADC using AMS 0.35 ?m technology	Rajashekar, G.; Bhat, M.S.	-
2008	Design of resolution adaptive TIQ flash ADC using AMS 0.35?m technology	Rajashekar, G.; Bhat, M.S.	-
2014	Despeckling low SNR, low contrast ultrasound images via anisotropic level set diffusion	Bini, A.A.; Bhat, M.S.	-
2010	Estimation of interconnect metrics using state space approach	Soorya, Krishna, K.; Pramod, M.; Bhat, M.S.	-
2018	Fabrication and characterisation of RF MEMS capacitive switches tuned for X and Ku bands	Shajahan, E.S.; Bhat, M.S.	-
2013	A fourth-order Partial Differential Equation model for multiplicative noise removal in images	Bini, A.A.; Bhat, M.S.	-
2015	GSM and GUI Based Remote Data Logging System	Khan, S.R.; Nath, R.K.; Bhat, M.S.	-
2014	GUI based industrial monitoring and control system	Khan, S.R.; Bhat, M.S.	-
2016	Handheld electrochemical workstation for serum albumin measurement	Hebbar, S.; Kumar, V.; Bhat, M.S.; Bhat, N.	-
2018	High Isolation Single Pole Four Throw RF MEMS Switches for X band	Shajahan, E.S.; Bhat, M.S.	-
2019	High Level Optimization Methodology for High Performance DSP Systems using Retiming Techniques	Mehra, H.; Bhat, M.S.	-
2006	Impact of process variation induced transistor mismatch on sense amplifier performance	Rodrigues, S.; Bhat, M.S.	-
2010	Impedance matching for the reduction of via induced signal reflection in on-chip high speed interconnect lines	Krishna, K, S.; Bhat, M.S.	-
2018	Improved tri-gate FinFET transistor with InGaAs	Sharma, B.S.; Bhat, M.S.	-

Showing results 12 to 31 of 50 < previous next >