A 0.8 V, 5 nA PTAT current reference circuit with improved supply voltage sensitivity
| dc.contributor.author | Hanumantha Rao, G. | |
| dc.contributor.author | Muhammed Mansoor, C.B. | |
| dc.contributor.author | Rekha, S. | |
| dc.date.accessioned | 2026-02-06T06:37:16Z | |
| dc.date.issued | 2019 | |
| dc.description.abstract | This paper presents a low voltage, low power Proportional to Absolute Temperature (PTAT) current reference circuit with improved supply voltage sensitivity. The proposed circuit is designed and laid out in UMC 65 nm CMOS technology and simulated using Cadence Virtuoso. It generates a reference current (I<inf>ref</inf>) of 5 nA at 0.8 V supply voltage (V<inf>dd</inf>) at room temperature (27°C). Composite transistors are used to improve the supply voltage sensitivity when compared to a traditional beta-multiplier circuit. The current reference circuit consumes a power of 8 nW and follows PTAT characteristics in the temperature range of 0°C to 80°C. The supply voltage sensitivity of I<inf>ref</inf> is 2.6 %/V, which shows that the proposed circuit is less sensitive to supply voltage variations. © 2019 IEEE. | |
| dc.identifier.citation | 2019 Global Conference for Advancement in Technology, GCAT 2019, 2019, Vol., , p. - | |
| dc.identifier.uri | https://doi.org/10.1109/GCAT47503.2019.8978311 | |
| dc.identifier.uri | https://idr.nitk.ac.in/handle/123456789/30961 | |
| dc.publisher | Institute of Electrical and Electronics Engineers Inc. | |
| dc.subject | beta-multiplier | |
| dc.subject | composite transistor | |
| dc.subject | low voltage | |
| dc.subject | PTAT current | |
| dc.subject | supply voltage sensitivity | |
| dc.title | A 0.8 V, 5 nA PTAT current reference circuit with improved supply voltage sensitivity |
