Design of High Resolution Delta Sigma Modulator in 180 nm CMOS technology

Simple item page
dc.contributor.authorBonthala, S.
dc.contributor.authorUppoor, Y.
dc.contributor.authorNayak, A.
dc.contributor.authorPolineni, S.
dc.contributor.authorBhat, M.S.
dc.date.accessioned2026-02-06T06:37:14Z
dc.date.issued2019
dc.description.abstractThis paper presents the design and simulation of a Delta Sigma Modulator (DSM) to be employed in a Delta Sigma Analog to Digital Converter. The designed modulator block comprises of a high gain Operational Transconductance Amplifier (OTA) of the folded cascode type providing a DC gain of 91dB and phase margin of 60° which is better than previously published results [3], [8], [5] in the similar domain. Signal to Quantization Noise ratio of 79.96 dB is obtained corresponding to an effective number of bits of 13 for a signal bandwidth of 2kHz and an oversampling ratio (OSR) of 1000, which is suitable for low frequency applications. All the necessary blocks are designed using UMC 180nm CMOS 1P9M technology with supply voltage of 1.8 V. © 2019 IEEE.
dc.identifier.citationProceedings of the 2019 International Symposium on Embedded Computing and System Design, ISED 2019, 2019, Vol., , p. 78-83
dc.identifier.urihttps://doi.org/10.1109/ISED48680.2019.9096220
dc.identifier.urihttps://idr.nitk.ac.in/handle/123456789/30930
dc.publisherInstitute of Electrical and Electronics Engineers Inc.
dc.subjectCascoding
dc.subjectComparator
dc.subjectDelta Sigma ADC
dc.subjectDelta Sigma Modulator
dc.subjectGain boosting
dc.subjectOperational Transconductance Amplifier
dc.subjectSwitched Capacitor Integrator
dc.titleDesign of High Resolution Delta Sigma Modulator in 180 nm CMOS technology

Files

Collections

Conference Papers