Challenges in Design, Data Placement, Migration and Power-Performance Trade-offs in DRAM-NVM-based Hybrid Memory Systems
| dc.contributor.author | Rai, S. | |
| dc.contributor.author | Talawar, B. | |
| dc.date.accessioned | 2026-02-08T18:38:38Z | |
| dc.date.issued | 2023 | |
| dc.description.abstract | DRAM-NVM-based hybrid memory opens up a varied range of power-performance-area operational configurations through page migration between the high-performance DRAM and the reliable NVM. The amalgamation of two technologies requires various modifications for the existing monolithic DRAM-based systems. This paper summarizes the current research work in the areas of data placement and page migration in hybrid memories. The challenges and design solutions from a range of NVMs-PCM, STT-RAM, ReRAM is presented. This paper also identifies several research challenges in these areas. © 2023 IETE. | |
| dc.identifier.citation | IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India), 2023, Vol.40, 4, p.498 -520 | |
| dc.identifier.issn | 2564602 | |
| dc.identifier.uri | https://doi.org/10.1080/02564602.2022.2127945 | |
| dc.identifier.uri | https://idr.nitk.ac.in/handle/123456789/34279 | |
| dc.publisher | Taylor and Francis Ltd. | |
| dc.subject | DRAM | |
| dc.subject | Hybrid memory | |
| dc.subject | Migration | |
| dc.subject | NVM | |
| dc.subject | Performance | |
| dc.subject | Power | |
| dc.title | Challenges in Design, Data Placement, Migration and Power-Performance Trade-offs in DRAM-NVM-based Hybrid Memory Systems |
