Faculty Publications

Permanent URI for this communityhttps://idr.nitk.ac.in/handle/123456789/18736

Publications by NITK Faculty

Browse

Filters

2020 - 20212

Settings

Subject: search.filters.subject.Pipeline

Search Results

Now showing 1 - 2 of 2
  • No Thumbnail Available
    Item
    DDCVS Logic for Asynchronous Gate-Level Pipelined Circuits
    (Springer Science and Business Media Deutschland GmbH, 2021) Girija Sravani, K.; Rao, R.
    This paper proposes a new way of realizing the data paths for asynchronous domino logic gate-level pipeline styles. This novel approach improves the speed of the pipelines by preserving the latch-less feature of domino pipelines. In this work, the data paths of three asynchronous 16-bit adders based on APCDP, LP2/2, and HC-Hybrid pipelines are constructed using dual-rail domino cascode voltage switch (DDCVS) logic and simulated using cadence toolset in 90 nm technology. The adders based on DDCVS logic have exhibited higher performance and lower energy-delay square product compared to the adders based on domino logic. © 2021, Springer Nature Singapore Pte Ltd.
  • No Thumbnail Available
    Item
    Novel Asynchronous Pipeline Architectures for High-Throughput Applications
    (Springer, 2020) Girija Sravani, K.; Rao, R.
    This paper introduces two novel high-throughput asynchronous pipeline methods, suitable for gate-level pipelined systems. The proposed methods, named as early acknowledged hybrid (EA-Hybrid) and high-capacity hybrid pipeline with post-detection (PD-Hybrid), use hybrid data paths that can combine the robustness of dual-rail encoding and simplicity of single-rail encoding schemes. The domino logic style has been adopted for constructing the logic gates in each pipeline stage, as it can provide the latch-less feature. The control path of EA-Hybrid is built based on high-speed early acknowledgment protocol, whereas in PD-Hybrid, it is built based on simple and robust 4-phase protocol. Further, both the proposed pipeline styles allow their logic gates into a special state called the isolate phase in addition to precharge and evaluation phases. The isolate phase leads to improvement in pipeline throughput as well as storage capacity. An 8x8 array multiplier has been designed using the proposed pipeline styles and simulated in three different technologies using UMC libraries. In 180 nm technology, the proposed EA-Hybrid method has achieved 40.25% higher throughput and the pipeline style PD-Hybrid has achieved 18.05% higher throughput than the APCDP. © 2020, King Fahd University of Petroleum & Minerals.