Faculty Publications

Permanent URI for this communityhttps://idr.nitk.ac.in/handle/123456789/18736

Publications by NITK Faculty

Browse

Subject: search.filters.subject.DIBL

Search Results

Now showing 1 - 2 of 2
  • No Thumbnail Available
    Item
    An improved Fourier series-based analytical model for threshold voltage and sub-threshold swing in SOI junctionless FinFET
    (Elsevier Ltd, 2024) Mathew, S.; Chennamadhavuni, S.; Rao, R.
    In this work, Fourier series-based analytical models for threshold voltage (Vth) and Sub-threshold Swing (SS) are developed for Junctionless Fin Field Effect Transistor (JLFinFET) on Silicon On Insulator (SOI) substrate, taking into account the location of the onset of current conduction in the channel. Rigorous simulations were conducted to analyse the current conduction path when JLFinFET surpasses the threshold voltage. Based on the findings from these simulations, threshold voltage condition used for deriving the threshold voltage model is modified. This modified model gives a better prediction of Vth for JLFinFET than the already existing model which doesn't include approximations based on the location of onset of current conduction. The analytical model developed for SS is also capable of closely predicting the SS of JLFinFET obtained from the TCAD simulator down to a gate length of 20 nm. © 2024 Elsevier Ltd
  • No Thumbnail Available
    Item
    Analytical insights into threshold voltage behaviour of vertical linearly doped fully depleted silicon-on-insulator MOSFETs
    (Institute of Physics, 2025) Sharma, S.; Goel, V.; Rawat, G.
    This paper presents a novel two-dimensional (2D) analytical model for the surface potential of a vertical linearly doped (VLD) fully depleted silicon-on-insulator (FDSOI) FET. Moreover, the channel electric field and threshold roll-off are modeled using the surface potential equations. The evanescent-mode analysis method has been employed to determine the channel potential, and ATLAS TCAD is utilised to simulate the subthreshold I–V characteristics of the device. The performance of the proposed device has been compared with the calibrated FDSOI FET. The proposed device demonstrates remarkable improvements over conventional FDSOI FETs: off-state leakage current plunges from 100 nA to 12 pA, while subthreshold swing sharpens from 110 mV dec?1 to 85 mV dec?1, yielding an exceptional ON-to-OFF current ratio enhancement from 7.2 × 103 to 2.8 × 107. The linearly doped channel in the proposed device is developed using the hetero epitaxy method. The proposed device can be used in integrated circuits (ICs) for low-power applications such as laptops and mobile phones. © 2025 IOP Publishing Ltd. All rights, including for text and data mining, AI training, and similar technologies, are reserved.