Faculty Publications
Permanent URI for this communityhttps://idr.nitk.ac.in/handle/123456789/18736
Publications by NITK Faculty
Browse
6 results
Search Results
Item FPGA based control model with derivative filter for converter(2010) Veeranna, S.B.; Yaragatti, U.R.; Beig, A.R.In this paper, the control model for a digitally controlled DC-DC converter is presented along with derivative filter. The digital implementation of this model gives the detailed description about the gain and phase responses of each block in the digital controller loop. Key problems such as quantization resolution of digital pulse width modulator (DPWM), steady state limit cycle oscillations and loop delay of the controller are discussed and solutions are presented. The controller is implemented in an altera Quartus II 9.0 tool and simulated with an inbuilt simulator. It is observed that the controller utilizes less resource and consumes less power, means that the controller cost can be reduced. ©2010 IEEE.Item Synchronized SVPWM algorithm for overmodulation region for three-level VSI(2010) Veeranna, S.B.; Yaragatti, U.R.; Beig, A.R.Synchronization is essential for the satisfactory operation of VSI in high power applications. With proper selection of switching states it is possible to obtain synchronization and symmetry in space vector pulse width modulation (SVPWM) algorithm. A novel SVPWM based switching algorithm, which results in improved THD and increased fundamental voltage in overmodulation region by maintaining synchronization and symmetry is presented in this paper. A simple method to determine the switching sequence to achieve synchronization, quarter wave symmetry, half wave symmetry and three phase symmetry in overmodulation region is presented. The proposed algorithm is simulated and its performance in terms of the THD and magnitude of fundamental voltage of output is studied in the overmodulation region. The results show the improved performance of the proposed algorithm compared to the existing algorithms. The proposed algorithm is verified experimentally on a constant v/f three level VSI fed induction motor drive. © 2010 IEEE.Item Performance analysis of PWM strategies for cascaded H-bridge three-level inverter(2011) Veeranna, S.B.; Beig, A.R.; Yaragatti, U.R.Multilevel inverters with various pulse width modulation strategies have established their importance in high power high performance industrial applications, as they can synthesize output waveform with improved harmonic spectrum. This paper presents the performance analysis and comparison of different PWM strategies for cascaded H-bridge three-level inverter in terms of line voltage and motor current THD with their fundamental components. It is shown that harmonic loss minimized optimal-SHEPWM strategy gives better results in terms of voltage THD compared to SPWM, SVPWM and SHEPWM strategies. © 2011 IEEE.Item Synchronized symmetrical bus-clamping PWM strategies for three level inverter: Applications to low switching frequencies(2011) Veeranna, S.B.; Yaragatti, U.R.; Beig, A.R.The digital control of three-level voltage source inverter fed high power high performance ac drives has recently become a popular in industrial applications. In order to control such drives, the pulse width modulation algorithm needs to be implemented in the controller. In this paper, synchronized symmetrical bus-clamping pulse width modulation strategies are presented. These strategies have some practical advantages such as reduced average switching frequency, easy digital implementation, reduced switching losses and improved output voltage quality compared to conventional space vector pulse width modulation strategies. The operation of three level inverter in linear region is extended to overmodulation region. The performance is analyzed in terms THD and fundamental output voltage waveforms and is compared with conventional space vector PWM strategies and found that switching losses can be minimized using bus-clamping strategy compared to conventional space vector strategy. The proposed method is implemented using Motorola Power PC 8240 processor and verified on a constant v/f induction motor drive fed from IGBT based inverter. © 2011 Berkeley Electronic Press. All rights reserved.Item Space vector-based synchronised bus-clamping pulse width modulation algorithms for three-level voltage source inverter in overmodulation region(2012) Veeranna, S.B.; Yaragatti, R.Y.; Beig, A.R.The main objective of the present work is to develop space vector-based synchronised bus-clamping pulse width modulation algorithms to improve total harmonic distortion and higher DC-bus utilisation of the three-level inverter in overmodulation region. The proposed algorithms can generate synchronised pulse width modulation waveforms with all possible pulse number preserving all the waveform symmetries. The results of the proposed algorithms are evaluated and compared with conventional space vector pulse width modulation algorithm. It is shown that the proposed algorithms give improved results in terms of total harmonic distortion and DC-bus utilisation than that of conventional one in overmodulation region. The proposed method is implemented and verified experimentally on a constant v/f drive fed from insulated gate bipolar transistor (IGBT)-based voltage source inverter using Motorola power PC-based embedded controller. © 2012 The Institution of Engineering and Technology.Item Improved space vector PWM algorithm for three-level voltage source inverter in overmodulation region(Inderscience Publishers, 2013) Veeranna, S.B.; Yaragatti, U.In high power high performance AC drive industrial applications, multilevel inverters have established their importance, as they can synthesise output waveform with improved harmonic spectrum. In this paper, an improved synchronisation and symmetrical SVPWM algorithm is proposed for three-level inverter in overmodulation region for better utilisation of DC bus and to reduce harmonic distortion. The performance analysis of the proposed algorithm is compared with SHEPWM and STPWM for three-level voltage source inverter in terms of THD of line voltage and motor current along with fundamental component of the line voltage. It is shown that the proposed algorithm gives improved results compared to SHEPWM and STPWM algorithms. The algorithm is also verified experimentally on a constant v/f drive fed from IGBT-based voltage source inverter using Motorola power PC (MPC8240) based embedded controller. © 2013 Inderscience Enterprises Ltd.