Faculty Publications
Permanent URI for this communityhttps://idr.nitk.ac.in/handle/123456789/18736
Publications by NITK Faculty
Browse
Search Results
Item Logic Gates Using Memristor-Aided Logic for Neuromorphic Applications(Springer Science and Business Media Deutschland GmbH, 2023) Khan, S.R.; Haque, M.N.; Islam, M.T.; Naik, J.D.; Al-Shidaifat, A.D.; Song, H.; Kumar, S.Data transfer rate has been a hornets’ nest for modern systems memory and CPU. One of the more appealing potentials to overcome the limits is to combine memory and processing at the same site where the data is stored. Memory processing has been exhibited using memristor-aided logic (MAGIC) operations in memristor. In this paper, Ag/AgInSbTe/Ta (AIST)-based memristor has been used to implement the memristor-based logic design. A memristor-only logic family referred to as MAGIC technique is used to perform logic gates such as AND, OR, NOT, and NAND. The logical operations were executed using Verilog-A model, and the figures of those operations are shown. © 2023, The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.Item A Low-Power Highly Efficient DC–DC Buck Converter Using PWM Technique(Springer Science and Business Media Deutschland GmbH, 2023) Islam, M.T.; Haque, M.N.; Khan, S.R.; Naik, J.D.; Al-Shidaifat, A.D.; Kumar, S.; Song, H.Integrated digital circuits (IDCs) have become a popular option for DC–DC buck converters. This article describes a novel CMOS DC–DC buck converter architecture that leverages pulse-width modulation (PWM) for low-power technology. Double delay lines are used in the PWM power consumption which is minimized throughout design and improve unstable voltage while increasing resolution. The functioning of PWM is described using an algorithm developed. Under the working frequency of 100 kHz, the promising findings suggest that the power consumption is reduced to 1.17 W while taking up less space. With a current, the DC–DC buck converter using PWM has a high efficiency of 92.2% across a power range of 4–10 mA. Compared to traditional converters, our PWM approach reduces ripple voltage by 48% and allows in order to create within a DC–DC converter in a smaller chip area. © 2023, The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.Item An Ultralow-Power CMOS Integrated and Fire Neuron for Neuromorphic Computing(Springer Science and Business Media Deutschland GmbH, 2023) Haque, M.N.; Khan, S.R.; Islam, M.T.; Naik, J.D.; Al-Shidaifat, A.D.; Kumar, S.; Song, H.Very large-scale integration (VLSI) implementations of spiking neurons are vital for a range of applications, from high-speed modeling of large neural systems to real-time behavioral systems and bidirectional brain-machine interfaces. The circuit solution utilized to implement the silicon neuron is determined by the application’s needs. This paper describes an ultralow-power analog circuit for realizing a leaky integrate and fire neuron model. The suggested circuit comprises parts for executing spike-frequency adaptation and modifying the neuron’s threshold voltage, in addition to being designed for low-power consumption. © 2023, The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.Item Heat transfer at the metal/chill interface during solidification of commercially pure aluminium square bar castings with cast iron chill at one end was investigated. Experiments were carried out for different chill thicknesses and superheats. The inner surface temperature of the chill initially was found to increase at a faster rate for higher superheats. The effect of chill thickness on the inner surface temperature of the chill was observed only after the heat from the solidifying casting had sufficient time to diffuse to the interior of the chill material. Inverse analysis of the non-linear one-dimensional Fourier heat conduction equation indicated the occurrence of peak heat flux at the end of filling of the mould. The effect of superheat on heat flux was minimal after filling. However, the effect of chill thickness had a significant effect on the heat flux after the occurrence of peak heat flux. Higher heat flux transients were estimated for castings poured at higher superheats. The corresponding heat transfer coefficients were also estimated and reported. The heat flux model presented in this work can be used for determination of casting/chill interfacial heat flux as a function of chill thickness and superheat. These heat flux transients could be used as boundary conditions during numerical simulation of solidification of the casting. © 2002 Elsevier Science B.V. All rights reserved.(Effect of chill thickness and superheat on casting/chill interfacial heat transfer during solidification of commercially pure aluminium) Gafur, M.A.; Haque, M.N.; Prabhu, K.2003Item An artificial bridge circuit approach between two biological neurons using nanoscale topologies towards paralytic disorders(Elsevier Ltd, 2023) Haque, M.N.; Gorre, P.; Naik, D.N.; Kumar, S.; Al-Shidaifat, A.; Song, H.The advent of Nanoscale IC technology towards pulse-based neural systems reactivates the dead nervous about restoring the functionality of paralytic disorders. This work reports in first time a design of a novel CMOS biological neuron system, which replaces a dead neuron between two neurons to restore communication in paralyzed individuals. The work binds into three stages: design of a spiking leaky Integrator and Fire (LIF) neuron with refractory period mechanisms, which achieves a low power consumption of 2.4 μW, in the first stage; an adaptive homeostatic synapse with short and long-term spike plasticity, that reconfigure the spiking neuron networks of multichannel sensor electrodes to record the electric signal from the active cell as second stage; the final stage presents a low-power common source current reuse regulated cascode (CS-CR-RGC) TIA for amplifying the weak synapse current signal, which achieves a high gain of 135.71 dBΩ with an optimized noise performance of 0.19 pA/Hz. The entire work is designed and implemented using a CMOS 65 nm commercial process that occupies a die area of 400 μm × 120 μm. © 2023