Repository logo
Communities & Collections
All of DSpace
  • English
  • العربية
  • বাংলা
  • Català
  • Čeština
  • Deutsch
  • Ελληνικά
  • Español
  • Suomi
  • Français
  • Gàidhlig
  • हिंदी
  • Magyar
  • Italiano
  • Қазақ
  • Latviešu
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Srpski (lat)
  • Српски
  • Svenska
  • Türkçe
  • Yкраї́нська
  • Tiếng Việt
Log In
Have you forgotten your password?
  1. Home
  2. Browse by Author

Browsing by Author "Reddy, M.K.J."

Filter results by typing the first few letters
Now showing 1 - 2 of 2
  • Results Per Page
  • Sort Options
  • No Thumbnail Available
    Item
    A Gyrator Based Output Resistance Enhancement Scheme for a Differential Amplifier
    (IEEE Computer Society help@computer.org, 2016) Prajwal, M.V.; Srinivas, B.S.; Shodhan, S.; Reddy, M.K.J.; Laxminidhi, T.
    This paper proposes a scheme to enhance the output resistance of a differential amplifier. A gyrator based loop is used to offer a negative resistance to cancel the output resistance of the differential amplifier. The proposed scheme can give an enhancement of about three folds (in dB) in the DC gain of the basic differential Tran conductor, without loss in linearity. The concept has been validated using a Tran conductor designed in UMC 180 nm CMOS process. The results show an enhancement of 72 dB over 22 dB gain of the basic Tran conductor. A two stage OTA designed using this scheme is found to offer least sensitivity of gain boost over output voltage swing across process corners, at nominal voltage and temperature, when compared to other methods found in literature. © 2016 IEEE.
  • No Thumbnail Available
    Item
    A Gyrator Based Output Resistance Enhancement Scheme for a Differential Amplifier
    (2016) Prajwal, M.V.; Srinivas, B.S.; Shodhan, S.; Reddy, M.K.J.; Laxminidhi, T.
    This paper proposes a scheme to enhance the output resistance of a differential amplifier. A gyrator based loop is used to offer a negative resistance to cancel the output resistance of the differential amplifier. The proposed scheme can give an enhancement of about three folds (in dB) in the DC gain of the basic differential Tran conductor, without loss in linearity. The concept has been validated using a Tran conductor designed in UMC 180 nm CMOS process. The results show an enhancement of 72 dB over 22 dB gain of the basic Tran conductor. A two stage OTA designed using this scheme is found to offer least sensitivity of gain boost over output voltage swing across process corners, at nominal voltage and temperature, when compared to other methods found in literature. � 2016 IEEE.

Maintained by Central Library NITK | DSpace software copyright © 2002-2026 LYRASIS

  • Privacy policy
  • End User Agreement
  • Send Feedback
Repository logo COAR Notify